詳細書目資料

資料來源: Google Book
15
0
0
0
0

Fault tolerant architectures for cryptography and hardware security

  • 其他作者:
  • 其他題名:
    • Computer architecture and design methodologies.
  • 出版: Singapore : Springer Singapore :Imprint: Springer
  • 叢書名: Computer architecture and design methodologies,
  • 主題: Fault-tolerant computing. , Computer security. , Engineering. , Circuits and Systems. , Data Encryption. , Security Science and Technology.
  • ISBN: 9789811013874 (electronic bk.) 、 9789811013867 (paper)
  • FIND@SFXID: CGU
  • 資料類型: 電子書
  • 內容註: Introduction to Fault Analysis -- Classical Fault Analysis -- Recent Trends and Advances in Fault Analysis -- Automation of Fault Analysis -- Countermeasures and Fault Tolerant Architectures -- Practical Perspectives of Fault Tolerant Design.
  • 摘要註: This book uses motivating examples and real-life attack scenarios to introduce readers to the general concept of fault attacks in cryptography. It offers insights into how the fault tolerance theories developed in the book can actually be implemented, with a particular focus on a wide spectrum of fault models and practical fault injection techniques, ranging from simple, low-cost techniques to high-end equipment-based methods. It then individually examines fault attack vulnerabilities in symmetric, asymmetric and authenticated encryption systems. This is followed by extensive coverage of countermeasure techniques and fault tolerant architectures that attempt to thwart such vulnerabilities. Lastly, it presents a case study of a comprehensive FPGA-based fault tolerant architecture for AES-128, which brings together of a number of the fault tolerance techniques presented. It concludes with a discussion on how fault tolerance can be combined with side channel security to achieve protection against implementation-based attacks. The text is supported by illustrative diagrams, algorithms, tables and diagrams presenting real-world experimental results.
  • 讀者標籤:
  • 引用連結:
  • Share:
  • 系統號: 005424774 | 機讀編目格式
  • 館藏資訊

    This book uses motivating examples and real-life attack scenarios to introduce readers to the general concept of fault attacks in cryptography. It offers insights into how the fault tolerance theories developed in the book can actually be implemented, with a particular focus on a wide spectrum of fault models and practical fault injection techniques, ranging from simple, low-cost techniques to high-end equipment-based methods. It then individually examines fault attack vulnerabilities in symmetric, asymmetric and authenticated encryption systems. This is followed by extensive coverage of countermeasure techniques and fault tolerant architectures that attempt to thwart such vulnerabilities. Lastly, it presents a case study of a comprehensive FPGA-based fault tolerant architecture for AES-128, which brings together of a number of the fault tolerance techniques presented. It concludes with a discussion on how fault tolerance can be combined with side channel security to achieve protection against implementation-based attacks. The text is supported by illustrative diagrams, algorithms, tables and diagrams presenting real-world experimental results.

    資料來源: Google Book
    延伸查詢 Google Books Amazon
    回到最上